File:SGI IRIS Indigo IP12 clock and battery circuit (HP1 schematic sheet 16).png
Size of this preview: 800 × 496 pixels. Other resolution: 1,370 × 850 pixels.
Original file (1,370 × 850 pixels, file size: 125 KB, MIME type: image/png)
Summary
[edit | edit source].png&veaction=edit§ion=1){kind=link}
.png&action=edit§ion=1){kind=link}
Part of sheet 16, "Boot PROM and RTC", of Silicon Graphics' HP1 schematic (drawing 032-8044-003 revision C, 31 October 1991) for the IRIS Indigo R3000 (IP12) CPU board, rendered at 220 dpi and cropped. It shows the DP8572A real-time clock U61 with its 32.768 kHz crystal Y1, and the 3.6 V battery BT1 feeding the clock's VBB pin through diode CR1 (1N914) and resistor R636 (1 kΩ).
Source
[edit | edit source].png&veaction=edit§ion=2){kind=link}
.png&action=edit§ion=2){kind=link}
File:SGI IRIS Indigo IP12 (HP1) CPU board schematic (032-8044-003 rev C).pdf, sheet 16.
Author
[edit | edit source].png&veaction=edit§ion=3){kind=link}
.png&action=edit§ion=3){kind=link}
Silicon Graphics, Inc.
Licence
[edit | edit source].png&veaction=edit§ion=4){kind=link}
.png&action=edit§ion=4){kind=link}
Copyright Silicon Graphics, Inc. Reproduced from the manufacturer's drawing for repair reference, with the source cited.
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 00:13, 22 October 2026 | | 1,370 × 850 (125 KB) | Josh (talk | contribs) | Upload for SGI Indigo pages |
You cannot overwrite this file.
File usage
The following 2 pages use this file:
.png&oldid=29485){kind=link}